Enabling heterogenous integration (HI) through material design
By Pradeep Chakraborty, Pradeep’s TechPoints (October 28, 2024)
Heterogeneous integration (HI) has come a long way in 50 years. Multi-chip modules (MCMs) have given way to an ecosystem of chiplets, 3D stacked die, and co-packaging of antenna, high-bandwidth memory (HBM), and optics. HI is at center of “More than Moore” development activities, as innovative engineers look for creative ways to overcome slower scaling of silicon technology.
Promise of HI is new devices with superior power, performance, area, and cost (PPAC). All these promises come with new challenges. Managing different process nodes, physical characteristics, mechanical stresses, and other system-level challenges not found in monolithic system-on-chip (SoC) devices, creates a great opportunity for design and manufacturing companies to reshape the global semiconductor industry.
We have demands placed on devices by new applications. New tools are needed to meet these demands. We placed challenges on materials and equipment suppliers to develop processes capable of manufacturing individual components and integrating them into final products.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related Blogs
- Podcast: How Achronix is Enabling Multi-Die Design and a Chiplet Ecosystem with Nick Ilyadis
- Chiplet Integration in the Automotive Realm
- Chiplets revolutionizing semiconductor design and integration
- Accelerating the AI Economy through Heterogeneous Integration
Latest Blogs
- Scaling AI Data Centers: The Role of Chiplets and Connectivity
- Is a GPU, ASIC or chiplet-based SoC better for AI as we switch from training to inference?
- Siemens EDA intros next-gen ESD; focus on chiplet-design kits (CDK)
- Accelerating the AI Economy through Heterogeneous Integration
- Outlook 2025: Embracing Chiplets