Advancing 3D-IC for next-gen electronics
Advancing 3D-IC for next-gen electronics was presented by Dan Kochpatcharin, Head of Ecosystem and Alliance Management Division, TSMC, at the SimEDGE 2024.
Everyone wants faster speeds, higher density, more bandwidth, advanced packaging, more memory, and more compute. TSMC has 3D Si packaging. TSMC-SoW (system-on-wafer) is dies on wafer.
TSMC CoWoS enables most demanding compute. We had N16 SoC in 2016. Advanced 3D stacking SoIC integrated in 2.5D CoWoS powers next-gen AI compute. Nine-reticle CoWoS features SoIC and 12 HBMs is targeted for 2027. We have 150+ accumulated customer product tape-outs by end of 2024.
New challenges for SI in thermal and stress are system scaling induces power, thermal, stress, and warpage challenges. We collaborate with EDA partners on new tools to meet CoWoS scaling design needs.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- How Cadence Is Expanding Innovation for 3D-IC Design
- Advancing 3D IC Design for AI Innovation
- Samsung Foundry Partners with Arm, ADTechnology and Rebellions to Develop an Innovative AI CPU Chiplet Platform Ideal for Modern AI Datacenters
- UCIe for 1.6T Interconnects in Next-Gen I/O Chiplets for AI data centers
Latest Blogs
- What are Chiplets? - The Key Technology Behind Next-Gen Semiconductor Manufacturing
- The Role of Chiplets in Semiconductor Design: A Modular Approach
- Enabling Chiplet Design Through Automation and Integration Solutions
- Redefining SoC Design: The Shift to Secure Chiplet-Based Architectures
- The Chiplet Economy: Three Pillars for Semiconductor Success