What’s Next for Multi-Die Systems in 2024?
By Shekhar Kapoor, Synopsys
It’s hard to imagine the level of systemic scale and complexity that is required to create a world that is truly smart. Applications such as ChatGPT, something we can’t live without, require massive amounts of data to function. The dataset of 300 billion words it was trained on, 60 million daily visits, and more than 10 million queries every day as of June 2023 are just the beginning. The more sophisticated technologies such as AI and high-performance computing (HPC) become, the greater the bandwidth and compute power they depend on.
Multi-die system architectures offer the means for innovation to continue to accelerate as Moore’s law slows, across areas from generative AI to autonomous vehicles and hyperscale data centers. While we are already seeing movement in this direction and will continue to see progress in 2024, uptake is nuanced, and design currently exists in a middle ground from 2D right up to 3D (even extending to 3.5D in some cases) according to performance, power, and area (PPA) requirements — or, more specifically, performance, power, form factor, and cost.
The smart future relies on multi-die system design, but it will need assistance to become a widespread reality in the coming year and beyond. Here are four of the top multi-die system design predictions coming in 2024.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Technical Papers
- Nanoelectromechanical Systems (NEMS) for Hardware Security in Advanced Packaging
- Multi-Die Systems Reshape Semiconductor Innovation
- FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
- 3D Electronic-Photonic Heterogenous Interconnect Platforms Enabling Energy-Efficient Scalable Architectures For Future HPC Systems
Latest Technical Papers
- Network Design for Wafer-Scale Systems with Wafer-on-Wafer Hybrid Bonding
- CarbonPATH: Carbon-aware pathfinding and architecture optimization for chiplet-based AI systems
- RPU -- A Reasoning Processing Unit
- Spatiotemporal thermal characterization for 3D stacked chiplet systems based on transient thermal simulation
- Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs