Why package lithography matters in heterogeneous chiplet integration
By Majeed Ahmad, EDN (December 13, 2023)
Digital lithography technology (DLT) is promising chipmakers to combine chips with submicron wiring on glass and other large substrates. And this maskless technology is at the center of a strategic partnership between Applied Materials and Ushio, aiming to accelerate the semiconductor industry’s transition to heterogeneous chiplet integration.
Applied Materials has been introducing materials, technologies, and systems that help chipmakers integrate chiplets into advanced 2.5D and 3D packages using hybrid bonding and through-silicon via (TSV) technologies. These initiatives complement heterogeneous integration (HI), which combines multiple chiplets in an advanced package with higher performance and bandwidth than a monolithic chip.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Technical Papers
- High-Efficient and Fast-Response Thermal Management by Heterogeneous Integration of Diamond on Interposer-Based 2.5D Chiplets
- Cu-Cu Hybrid Bonding for Chiplets Heterogeneous Integration
- Advancing Trustworthiness in System-in-Package: A Novel Root-of-Trust Hardware Security Module for Heterogeneous Integration
- Complex Heterogeneous Integration Drives Innovation In Semiconductor Test
Latest Technical Papers
- Toward Multi-kW Power Delivery Methodologies for Advanced 3D Heterogeneous Integration
- Cu-Cu Hybrid Bonding for Chiplets Heterogeneous Integration
- Location-Aware Caching Mechanism for minimizing performance degradation induced by inefficient inter-chiplet data path
- Predicting Cure Evolution and Thermal Endurance of a Highly Filled Epoxy Underfill for Advanced Packaging
- A Unified Interconnection Network for Chiplet-Based Scaling of the BrainScaleS Neuromorphic System