Modeling and Controlling Many-Core HPC Processors: an Alternative to PID and Moving Average Algorithms
By Giovanni Bambini*, Alessandro Ottaviano†, Christian Conficoni*, Andrea Tilli*, Luca Benini*†, Andrea Bartolini*
* Department of Electrical, Electronic, and Information Engineering, University of Bologna, Italy
† Integrated Systems Laboratory, ETH Zurich, Switzerland
The race towards performance increase and computing power has led to chips with heterogeneous and complex designs, integrating an ever-growing number of cores on the same monolithic chip or chiplet silicon die. Higher integration density, compounded with the slowdown of technology-driven power reduction, implies that power and thermal management become increasingly relevant. Unfortunately, existing research lacks a detailed analysis and modeling of thermal, power, and electrical coupling effects and how they have to be jointly considered to perform dynamic control of complex and heterogeneous Multi-Processor System on Chips (MPSoCs). To close the gap, in this work, we first provide a detailed thermal and power model targeting a modern High Performance Computing (HPC) MPSoC. We consider real-world coupling effects such as actuators’ non-idealities and the exponential relation between the dissipated power, the temperature state, and the voltage level in a single processing element. We analyze how these factors affect the control algorithm behavior and the type of challenges that they pose. Based on the analysis, we propose a thermal capping strategy inspired by Fuzzy control theory to replace the state-of-the-art PID controller, as well as a root-finding iterative method to optimally choose the shared voltage value among cores grouped in the same voltage domain. We evaluate the proposed controller with model-in-the-loop and hardware-in-the-loop co-simulations. We show an improvement over state-of-the-art methods of up to 5× the maximum exceeded temperature while providing an average of 3.56% faster application execution runtime across all the evaluation scenarios.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related Technical Papers
- MFIT : Multi-FIdelity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- Challenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets
- Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
Latest Technical Papers
- Performance Implications of Multi-Chiplet Neural Processing Units on Autonomous Driving Perception
- ChipAI: A scalable chiplet-based accelerator for efficient DNN inference using silicon photonics
- Advanced Packaging and Chiplets Can Be for Everyone
- Interfacing silicon photonics for high-density co-packaged optics
- System-Technology Co-Optimization for Dense Edge Architectures using 3D Integration and Non-Volatile Memory