I/O for Chiplets
One of the foremost questions in chiplet-based system design is interconnect: how to get signals between the chiplets. This question spans many layers of issues, from substrate choice to interface design to physical placement to test plans and control of unintended coupling between dies. But choices at these many layers interact. Integrating the tools for them is a work in progress, and design teams’ ability to deal gracefully with these challenges will determine the success or failure of the eventual vision: an open, off-the-shelf chiplet market.
These insights are courtesy of Toni Mastroianni, advanced packaging solutions director at Siemens EDA. The Ojo-Yoshida Report interviewed him for our Dig Deeper—Chiplets podcast series.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- What's Next for Chiplets
- Chiplets for generative AI
- Chiplets for the future of AI
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet for More Scalable AI
Latest Videos
- The hidden heat challenge of 3D IC: and what designers need to know
- DAC 2025: Arteris CMO Michal Siwinski Debunks Chiplet Misunderstandings
- DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
- The Chiplet Problem No One Talks About
- Scaling Open Compute: RISC-V, Chiplets, and the Future of AI and Robotics