Chiplets for the future of AI
By Arvind Kumar, Principal Research Staff Member at the IBM T.J. Watson Research Center, USA
The explosive growth of AI is accompanied by ever-increasing demands of compute, memory, and bandwidth. Meeting these demands sustainably while logic scaling provides diminishing benefits is well-aligned with the industry movement to chiplets. In this talk I will discuss the opportunities for heterogeneous integration to meet the challenging demands of AI, examining both the architecture requirements as well as the advanced packaging technologies needed to enable an upward trajectory for system performance.
Biography:
Dr. Arvind Kumar is a Principal Research Staff Member at the IBM Thomas J. Watson Research Center where he manages a team focusing on next generation AI Hardware including heterogeneous integration. He has presented several invited talks and served as a panelist and short-course instructor in this area at major conferences. He holds over 50 patents and is an IBM Master Inventor. Dr. Kumar earned SB, SM, and PhD degrees in Electrical Engineering and Computer Science, all from MIT, and held an SRC graduate fellowship during his doctoral studies.
Related Videos
- The future of AI: Chiplets & Lasers
- Connectivity for AI Everywhere: The Role of Chiplets
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
- TSMC 3Dblox™: Unleashing 3D IC Innovations for the Next Generation of AI, HPC, Mobile and IoT
Latest Videos
- GSCM 2024: Interview with A.M. Fitzgerald and Associates' Alissa Fitzgerald
- Electronica 2024 - Shaping the Future of Automotive Electronics with Chiplets and Sustainability
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Accelerating AI Innovation with Arm Total Design: A Case Study
- The Rise of The Hublet™ & FPGA Chiplets