Enabling AI Capability Through Chiplet Architecture
In this interview, Balaji Baktha, CEO and founder of Ventana Micro Systems, talks about the company’s progress since coming out of stealth just over two years ago.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- Next-Gen AI Architecture Through Co-Packaged Optics
- Chiplet based Reconfigurable OCP Accelerator Module (OAM) architecture and platform
- Enabling an Open Chiplet Ecosystem with UCIe
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet for More Scalable AI
Latest Videos
- Accelerating Chiplet Design with OCP Standards Compliant Chiplet Framework and Automation
- Chiplet Identity and Roots of Trust in FCSA Systems: An Architecture-Agnostic Security View
- From Transistors to AI: The Chiplet Revolution with Ramune Nagisetty
- Scaling AI with Chiplets & CPO
- Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial