Chiplets in 2029 and How We Got There
The five-year horizon for chiplets is very promising. They will make up an ever increasing part of the large chip market, as their cost is more than balanced by the tremendous advantages they bring to chip design and development. More development platforms, operating systems, utilities, and other tools will be available for them. Standardization will be a major issue, as most large customers will want multiple sources as well as large ecosystems and wide support for both development and test. Other issues include achieving higher throughput and lower latency, isolating executing applications from one another, security, and EDA, packaging, integration, and test platform support.
- Moderator: Bill Wong, Technology Editor, Electronic Design
- Panel Members:
- Panelist: Tom Hackenberg, Principal Analyst, Yole Group
- Panelist: Bapi Vinnakota, , Open Compute Project
- Panelist: Sridhar Valluru, Director Product Management, Arm
- Panelist: Jawad Nasrullah, CEO, Palo Alto Electron
Related Videos
- Getting Moore with Less: How Chiplets and Open Interconnect Accelerate Cloud-Optimized AI Silicon
- Chiplets and Next-gen Packaging Technologies in University Education
- Surface codes and modular chiplets in the presence of defects
- Rapid Innovation with Chiplets and FPGAs
Latest Videos
- Enabling a true open ecosystem for 3D IC design
- Compression Enabled MRAM Memory Chiplet Subsystems for LLM Inference Accelerators
- D2D Chiplet Based SiP Testing Challenges and Solutions
- Advancing AI: The Role of HBM in the Chiplet Ecosystem Era
- The Democratization of Co-Design (DeCoDe) for Energy-Efficient Heterogeneous Computing