Surface codes and modular chiplets in the presence of defects
By Sophia Lin (University of Chicago)
Fabrication errors pose a significant challenge in scaling up solid-state quantum devices to the sizes required for fault-tolerant quantum applications. In this talk I will present the paper, “Codesign of quantum error-correcting codes and modular chiplets in the presence of defects”, which combines two approaches to mitigate the resource overhead caused by fabrication errors: (1) leveraging the flexibility of a modular architecture, (2) adapting the procedure of quantum error correction to account for fabrication defects. As an extension to this topic, I hope to start a discussion on how fabrication errors affect the performance and resource overhead of other codes.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems
- Electronica 2024 - Shaping the Future of Automotive Electronics with Chiplets and Sustainability
- Podcast: AI, Chiplets, and the Future of Semiconductors
- Embedded World, Nuremberg: Arm’s Suraj Gajendra on AI, Chiplets, and the Future of Automotive Compute
Latest Videos
- Optical Connectivity At 224 Gbps
- Proximity is all You Need – Two Tricks for Chiplet Interconnects
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- Mick Posner talks about the importance of UCIe
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP