Surface codes and modular chiplets in the presence of defects
By Sophia Lin (University of Chicago)
Fabrication errors pose a significant challenge in scaling up solid-state quantum devices to the sizes required for fault-tolerant quantum applications. In this talk I will present the paper, “Codesign of quantum error-correcting codes and modular chiplets in the presence of defects”, which combines two approaches to mitigate the resource overhead caused by fabrication errors: (1) leveraging the flexibility of a modular architecture, (2) adapting the procedure of quantum error correction to account for fabrication defects. As an extension to this topic, I hope to start a discussion on how fabrication errors affect the performance and resource overhead of other codes.
Related Videos
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems
- Electronica 2024 - Shaping the Future of Automotive Electronics with Chiplets and Sustainability
- Podcast: AI, Chiplets, and the Future of Semiconductors
- Embedded World, Nuremberg: Arm’s Suraj Gajendra on AI, Chiplets, and the Future of Automotive Compute
Latest Videos
- Revolutionizing SoC Design: The Shift to Chiplet-Based Architectures
- Embedded World, Nuremberg: Arm’s Suraj Gajendra on AI, Chiplets, and the Future of Automotive Compute
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- Revolutionizing AI & Chiplets: Baya Systems CEO on $36M Series B, UALink, Future of Data Movement
- Machine Learning Applications in EDA for Chiplet Reliability