BoW PHY 2.1
By Kevin Donnelly (Eliyan), Kash Johal (Yorchip) and Shahab Ardalan (Enosemi)
The BoW working group is focused on extensions to the standard to expand its applications.
BoW.Optical. The co-integration of optical and electrical chiplet with a BoW interface not only reduces power consumption by utilizing direct-drive interfaces but also enables low-latency, distance-invariant I/O for any system, paving the way for the next generation of photonic-enabled systems.
BoW.Memory. With the growing needs of HPC and AI systems for Memory and low latency access, the “memory wall” is the limiting factor for performance. BoW.Memory will show how the BoW interface can be extended to improve BW/mm and be used to directly connect ASICs to Memory
BoW support for IoT and Wirebond. Key specs for this PHY are - low area, power, simplicity and flexibility. The goal is to support data rates of 1GHz down to 100Mhz. Wirebond devices and older technology nodes can now mix and match with more advanced BoW chiplets.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
- Keysight UCIe Chiplet PHY Designer Demo
- Keysight EDA Chiplet PHY Designer Demo
- ADS2024 U2 Chiplet PHY Designer Demo Video
Latest Videos
- Optical Connectivity At 224 Gbps
- Proximity is all You Need – Two Tricks for Chiplet Interconnects
- 3D IC Podcast | The future of 3D ICs: How advanced packaging is changing the industry
- Mick Posner talks about the importance of UCIe
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP