World’s first UCIe heterogeneous chiplet test chip
By Nick Flaherty, eeNews Europe (December 18, 2023)
Synopsys and Intel have developed the first test chip with the Universal Chiplet Interconnect Express (UCIe) protocol used to connect chiplets made on different processes.
The test chip demonstrated UCIe traffic between Synopsys UCIe PHY IP and Intel UCIe PHY IP, simulating each test chip using the Synopsys VCS functional verification tool.
Intel’s test chip, Pike Creek, consists of an Intel UCIe IP chiplet fabricated on Intel 3 technology and was paired with a Synopsys UCIe IP test chip fabricated on the TSMC N3 process. The successful pairing mimics the mixing and matching of dies that can occur in real-world multi-die systems, demonstrating that this approach is commercially viable.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- System-level UCIe IP for early architecture analysis of 3D Chiplet Design and Packaging
- OPENEDGES Unveils UCIe Chiplet Controller IP, Expanding Design Portfolio
- BoS Semiconductors joins UCIe Consortium for its ADAS chiplet SoC family
- PseudolithIC Inc. Raises $6M in Seed Funding to Revolutionize Wireless Chips with Proprietary Chiplet Heterogeneous Integration Technology
Latest News
- Back-End Packaging And Test: From Lessons Learned To Future Innovations
- Developing the Framework of Chiplet Economy with Nandan, Baya Systems
- Lam Research Ushers in New Era of Semiconductor Metallization with ALTUS® Halo for Molybdenum Atomic Layer Deposition
- EV Group Highlights Revolutionary Temporary Wafer Bonding and Debonding Solution for HBM and 3D DRAM at SEMICON Korea
- What’s Next In Advanced Packaging?