Ayar Labs Strengthens Leadership Team and Expands Global Presence to Accelerate High Volume Co-Packaged Optics
Company appoints Marvell veteran, Vivek Khanzodé, as new VP of Engineering; expands U.S. and Taiwan operations to support high-volume growth
SAN JOSE, Calif. – July 17, 2025 – Ayar Labs, a pioneer in co-packaged optics (CPO) for large-scale AI workloads, today announced the expansion of its leadership team with Vivek Khanzodé joining the company as VP of Engineering. To support its efforts in high-volume manufacturing and CPO adoption, the company also announced the opening of a new office in Taiwan and that it has doubled the size of its San Jose headquarters. These milestones bolster its mission of transforming AI connectivity with optical interconnects.
“As the industry accelerates its shift toward CPO solutions, we are taking decisive steps to ensure Ayar Labs leads this market transition,” said Mark Wade, Ayar Labs’ co-founder and CEO. “Expanding in Taiwan places us at the center of the global semiconductor ecosystem, allowing us to access world-class talent and deepen partnerships with key industry players. Combined with the expertise of leaders like Vivek, we are ready to deliver the solutions customers need to revolutionize next-generation AI infrastructure.”
Khanzodé joins from Marvell Technology, Inc., where he led the company’s pre- and post-silicon validation for products that shipped in the hundreds of millions annually. A visionary semiconductor executive with more than 30 years of engineering leadership experience, Khanzodé’s deep expertise in scaling complex semiconductor products will be instrumental as Ayar Labs builds toward high-volume manufacturing and commercial adoption.
In addition, the company recently opened a new office in Hsinchu, Taiwan, which plays a critical role in advanced chip manufacturing. This will enable Ayar Labs to closely collaborate with the local Taiwan semiconductor ecosystem and leverage the region’s exceptional talent pool. Scott Clark, who joined as the company’s VP of Manufacturing & Operations nearly three years ago, will expand his role to include oversight of the company’s operations in Taiwan. Clark will be based in Taiwan.
The expansion of Ayar Labs’ leadership team and global presence comes at a momentous time for the company. Its industry-first UCIe™ optical interconnect chiplet for CPO, unveiled earlier this year, eliminates data bottlenecks by maximizing AI infrastructure performance and efficiency while reducing latency and power consumption. In addition, Ayar Labs secured $155 million in Series D funding from AMD, Intel Capital, NVIDIA, and others to address the need for scalable, cost-effective AI infrastructure.
Ayar Labs will be hiring for a number of engineering and related roles in the U.S. and Taiwan. To learn more about current career opportunities, visit https://ayarlabs.com/careers.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Ayar Labs Welcomes Intel Veteran Pooya Tadayon as VP of Packaging and Test
- Ayar Labs Showcases 4 Tbps Optically-enabled Intel FPGA at Supercomputing 2023
- Ayar Labs Names Mark Wade CEO
- Ayar Labs Adds Silicon Industry Veterans to Accelerate Growth
Latest News
- CDimension Launches to Tackle Hardware Bottlenecks from the Ground Up, Beginning with Commercial 2D Materials Release
- Ayar Labs Strengthens Leadership Team and Expands Global Presence to Accelerate High Volume Co-Packaged Optics
- When Can I Buy A Chiplet?
- Rigetti Demonstrates Industry’s Largest Multi-Chip Quantum Computer; Halves Two-Qubit Gate Error Rate
- InPsytech Tapes Out F2F SoIC Design Compliant with UCIE 2.0 Standard Enabling High-Speed Interconnects for 3D Heterogeneous Integration