How do UCIe and BoW interconnects support generative AI on chiplets?
By Jeff Shepard, Microcontroller Tips (February 28, 2024)
The bunch-of-wires (BoW) and Universal Chiplet Interconnect Express (UCIe) standards provide designers with tradeoffs in terms of throughput, interconnect density, delay, and bump pitch. This FAQ compares the performance of BoW and UCIe and looks at how optical interconnects may provide a path to even higher performance interconnects in chiplets.
To realize optimal performance for generative artificial intelligence (AI), machine learning (ML), and other high-performance computing (HPC) applications, designers are turning to chipsets that can combine AI accelerators, GPUs, CPU, memory, and networking in a single package. Interconnecting heterogeneous devices in a chiplet can be especially challenging.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- How does UCIe on chiplets enable optical interconnects in data centers?
- Alphawave Semi to Reveal Ecosystem and Key Architectures Unlocking Generative AI Potential at EE Times' "Chiplets: Building the Future of SoCs" Seminar
- Why UCIe is Key to Connectivity for Next-Gen AI Chiplets
- QuickLogic and YorChip Partner to Develop Low-Power, Low-Cost UCIe FPGA Chiplets
Latest News
- Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness
- BOS Semiconductors Introduces the Industry’s First Chiplet-Based NPU Samples, Expanding Supply to Global Automotive OEMs
- Arteris Builds on Growth With Product Launches, Strategic Licensing Agreements
- Avicena Names Marco Chisari as New CEO
- Resonac Launches 27-Member "JOINT3" Consortium to Develop Next-Generation Semiconductor Packaging