How do UCIe and BoW interconnects support generative AI on chiplets?
By Jeff Shepard, Microcontroller Tips (February 28, 2024)
The bunch-of-wires (BoW) and Universal Chiplet Interconnect Express (UCIe) standards provide designers with tradeoffs in terms of throughput, interconnect density, delay, and bump pitch. This FAQ compares the performance of BoW and UCIe and looks at how optical interconnects may provide a path to even higher performance interconnects in chiplets.
To realize optimal performance for generative artificial intelligence (AI), machine learning (ML), and other high-performance computing (HPC) applications, designers are turning to chipsets that can combine AI accelerators, GPUs, CPU, memory, and networking in a single package. Interconnecting heterogeneous devices in a chiplet can be especially challenging.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- How does UCIe on chiplets enable optical interconnects in data centers?
- Why UCIe is Key to Connectivity for Next-Gen AI Chiplets
- Sarcina pioneers next-generation UCIe-A/S chiplet interconnects for AI systems
- QuickLogic and YorChip Partner to Develop Low-Power, Low-Cost UCIe FPGA Chiplets
Latest News
- GlobalFoundries and Corning Collaborate To Deliver Detachable Fiber Connector Solutions to Scale Next-Generation Optical Connectivity
- Avicena Demonstrates Breakthrough Ultra-Low Power microLED Link at 200fJ/bit Tx Power
- AI and Chiplets Prominent at TSMC OIP 2025
- UCIe 3.0 Adds DSP Support
- Mercedes-Benz Shapes Future of Autonomous Computing as Co-Creator of Next-Generation Chip Standards with Athos Silicon