How does UCIe on chiplets enable optical interconnects in data centers?
By Jeff Shepard, Connector Tips (March 13, 2024)
Chiplets enable heterogeneous integration of various process nodes and materials to maximize performance. UCIe is a new die-to-die interconnect standard for high-bandwidth, low-latency, power-efficient, and cost-effective connectivity between chiplets. UCIe is also the first specification to include an interface that is compatible with optical links.
Large computing systems needed to support high-performance computing (HPC) applications like artificial intelligence (AI) and machine learning (ML) are becoming increasingly difficult to build. In conventional architectures, the density of compute and memory resources is increasing, creating bandwidth bottlenecks and interconnect challenges. High hardware density also causes power and cooling challenges.
To read the full article, click here
Related Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
Related News
- Ayar Labs Unveils World's First UCIe Optical Chiplet for AI Scale-Up Architectures
- InfiniLink Secures $10M Funding from MediaTek, Sukna Ventures, and Egypt Ventures to Develop Integrated Optical Engines for Next-Gen AI Data Centers
- How do UCIe and BoW interconnects support generative AI on chiplets?
- How can in-package optical interconnects enhance chiplet generative AI performance?
Latest News
- Intel Unveils Chiplet Alliance To Enable New Chip Designs
- Top 10 OSAT Companies of 2024 Revealed—China Players See Double-Digit Growth, Reshaping the Global Market Landscape, Says TrendForce
- Imec and TNO launch Holst Centre Photonics Lab
- Veeco Announces Over $35 Million in Advanced Packaging Lithography System Orders From IDM & OSAT Customers
- Numem Appoints Former Intel Executives to Leadership Team