New Tradeoffs In Leading-Edge Chip Design
By Katherine Derbyshire, Semiconductor Engineering (November 21st, 2024)
Device design begins with the anticipated workload. What is it actually supposed to do? What resources — computational units, memory, sensors — are available?
Answering these questions and developing the functional architecture are the first steps in a new design — well before committing it to silicon, said Tim Kogel, senior director of technical product management at Synopsys. Yet even these early decisions begin to constrain the physical architecture.
With a model of the proposed functionality, planners can begin to ask ‘what if’ questions. Does increasing on-chip memory improve performance enough to justify the increased cost and silicon area? What type of GPU is the best match for the anticipated workload?
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related News
- The Role of Chiplets in Redefining Semiconductor Design
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- Signal Integrity Plays Increasingly Critical Role In Chiplet Design
- Keysight Expands Chiplet Interconnect Standards Support in Chiplet PHY Designer 2025
Latest News
- NHanced Semiconductors President Robert Patti to Detail “Foundry 2.0” at SEMIEXPO Heartland
- HyperLight Launches TFLN Chiplet™ Platform with Scalable 6-Inch Production and 8-Inch Expansion for Next-Gen AI and Photonics Infrastructure
- Intel’s Embarrassment of Riches: Advanced Packaging
- Challenges In Managing Chiplet Resources
- Global Fab Equipment Investment Expected to Reach $110 Billion in 2025