Jumpstarting The Automotive Chiplet Ecosystem
By Steve Brown, Cadence
SemiEngineering (March 28, 2024)
A chiplet reference design built specifically for ADAS.
The automotive industry stands on the cusp of a technological renaissance, ushering in an era where vehicles aren’t just tools of transportation, but interconnected nodes within a vast network of software-defined mobility. Central to this transformation is the concept of chiplets—miniaturized, modular components that can be mixed, matched, and scaled to create powerful, application-specific integrated circuits (ASICs).
In a major push to advance the automotive chiplet ecosystem, Cadence Design Systems and Arm have teamed up to slash development time, accelerate product innovation, and foster a new era of collaboration. Here’s a detailed look at how the resulting chiplet reference design and software development platform are paving the way for the next phase of automotive innovation.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
- Automotive Chiplet Ecosystem Heralds Agility and Flexibility
- Kalray and Arm to collaborate to bring data intensive processing and AI acceleration DPU solutions to the global Arm ecosystem
- Alphawave Semi to Reveal Ecosystem and Key Architectures Unlocking Generative AI Potential at EE Times' "Chiplets: Building the Future of SoCs" Seminar
Latest News
- NHanced Semiconductors & University of Florida to Present Chiplet Paper at 36th Electronics Packaging Symposium
- Silicon 100: Chiplet work spanning interconnect PHYs to smart substrates
- Syenta Raises A$8.8M to Break AI’s Memory Wall with Next-Gen Chip Packaging Technology
- ASICLAND Initiates Two Chiplet SoC Development Contracts with Primemas Worth a Total of KRW 16 Billion
- OKI Develops Tiling crystal film bonding (CFB) Technology for Heterogeneous Integration of Optical Semiconductors onto 300 mm Silicon Wafers