Chiplets Add New Power Issues
Well-understood challenges become much more complicated when SoCs are disaggregated.
By Ann Mutschler, SemiEngineering | March 13th, 2025
Delivering and managing power are becoming key challenges in the rollout of chiplets, adding significantly to design complexity and forcing chipmakers to weigh tradeoffs that can have a big impact on the performance, reliability, and the overall cost of semiconductors.
Power is a concern for every chip and chiplet design, even if the specifics differ based on the application. Systems vendors and leading-edge chipmakers already are using chiplets to improve performance and power efficiency, and the automotive industry is eyeing them as a way of managing different options for consumers. But while most power-related issues are well understood in a monolithic SoC, accounting for all of the possible interactions in a heterogeneous assembly of chiplets elevates those issues to a whole new level.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related News
- Empower Semiconductor Showcases High-Density Power Chiplets and Embedded Integrated Voltage Regulators at APEC 2024
- Malaysia plans $100bn boost to power fabs, chiplets, leading edge logic
- Chiplet Interconnects Add Power And Signal Integrity Issues
- Faraday Unveils 2.5D/3D Advanced Package Service for Chiplets
Latest News
- Three-Way Race To 3D-ICs
- Promex Industries Expands Best-in-Class Capabilities, Installing Laser Depaneling and Advanced SPI Systems on Manufacturing Line
- Cyber Threats Multiply With Commercial Chiplets
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- Intel Foundry Gathers Customers and Partners, Outlines Priorities