Ayar CEO: ‘Copper Is Already Broken; Agentic AI Will Require Optical I/O’
By Sally Ward-Foxton, EETimes (October 7, 2024)
SAN JOSE, California—At the AI Hardware Summit, Ayar Labs CEO Mark Wade presented the results of a sophisticated simulation of large-scale inference systems built by the company to assess what will be required to make next-generation versions of generative AI models economical.
The results show that optical die-to-die interconnects, like Ayar’s technology, will be required to scale LLM inference for next-gen models in a way that makes economic sense. The simulator also provides a useful way to assess the current state of so-called “tokenomics” (the economics of providing and building products on LLM inference APIs).
Related Chiplet
- High-Density Electronic-Photonic Chiplet
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
- 400G Transmitter Chiplet for 400G, 800G and 1.6T Pluggable Transceivers
Related News
- Ayar Labs Names Mark Wade CEO
- Ayar Labs to Showcase Optical Interconnect Solutions to Redefine AI Infrastructure at OFC 2024
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet
- Ayar Labs Showcases 4 Tbps Optically-enabled Intel FPGA at Supercomputing 2023
Latest News
- Alchip Reveals 3DIC Design Optimization Keys
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec’s Automotive Chiplet Program
- Eliyan Delivers Industry’s Highest Performing Chiplet Interconnect PHY at 64Gbps in 3nm Process
- Ayar CEO: ‘Copper Is Already Broken; Agentic AI Will Require Optical I/O’
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production