Ayar CEO: ‘Copper Is Already Broken; Agentic AI Will Require Optical I/O’
By Sally Ward-Foxton, EETimes (October 7, 2024)
SAN JOSE, California—At the AI Hardware Summit, Ayar Labs CEO Mark Wade presented the results of a sophisticated simulation of large-scale inference systems built by the company to assess what will be required to make next-generation versions of generative AI models economical.
The results show that optical die-to-die interconnects, like Ayar’s technology, will be required to scale LLM inference for next-gen models in a way that makes economic sense. The simulator also provides a useful way to assess the current state of so-called “tokenomics” (the economics of providing and building products on LLM inference APIs).
To read the full article, click here
Related Chiplet
- High-Density Electronic-Photonic Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
Related News
- Ayar Labs CEO: Optical Chiplets Coming to SOCs Soon
- Ayar Labs Names Mark Wade CEO
- Ayar Labs to Showcase Optical Interconnect Solutions to Redefine AI Infrastructure at OFC 2024
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet
Latest News
- Development Flows For Chiplets
- Die-to-die Interconnect Standards In Flux
- Secafy Licenses Menta's eFPGA IP to Power Chiplet-Based Secure Semiconductor Designs
- EV Group Hybrid Bonding, Maskless Lithography and Layer Transfer Solutions for Heterogeneous Integration to be Highlighted at ECTC 2025
- Avicena Announces Series B Funding Round Led by Tiger Global with Participation from SK hynix