Chiplets Have Become Essential in a Post-Moore's Law World
For a generation of engineers, Moore’s law has proved to be a constant. The industry has continued to advance forward year after year with the promise of performance gains holding steady. That is until recently. With Moore’s law at least slowing (if not outright failing) and Dennard Scaling also long over, the era of guaranteed performance gains has come to an end. With the shift toward a more vertically integrated approach from most of the fabless players, the question of what to do in a post-Moore’s law world is one that needs solving.
Moore's Law (till 2020)
The Challenges Beyond Moore’s Law
As we’ve pushed transistors to their smallest possible size, we’re facing three big issues:
- Physical Limits: Chips are now so small – down to 2 nm process nodes that the physical limit of shrinking sizes is going to be reached.
- Cost: Designing chips at the leading transistor nodes has become prohibitively expensive.
- Diminishing returns: Smaller doesn’t always mean better anymore. The performance gains from designing on the latest process nodes are no longer proportional to the effort and cost involved.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related Blogs
- The Need for Chiplets, and UCIe in Automotive
- Driving the Development and Deployment of Chiplets in the Automotive Industry
- Industry Standards for Chiplets and Their Role In Test
- Integrated Design Ecosystem™ for Chiplets and Heterogeneous Integration in Advanced Packaging Technology
Latest Blogs
- The Growing Importance of Advanced Packaging in Europe – Recap of ERS TechTalk
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Ayar Labs Optical Connectivity for AI Compute Fabrics
- The APECS Pilot Line: Heterointegration enabling Chiplet Applications
- The Future of Faster, Smaller, and More Efficient Chips: A Breakthrough in Hybrid Bonding