Chiplet Summit 2024: Opportunities, Challenges, and the Path Forward for Chiplets
“Heterogeneous technology” and “disaggregation” were key terms used in keynotes, tutorials, panels, and individual sessions throughout the Chiplet Summit. Simply put, it is how to take something that was once whole and break it down into many pieces. As you start to “disaggregate” or “cut up” a monolithic chip/die like a complex CPU or GPU you end up with many different pieces. These pieces are now independent and can be used in many ways. What defines how these pieces are used is dependent on the use case and application. These independent pieces are what we call Chiplets.
The ingenuity of Chiplets and their multitude of use cases and designs has also introduced challenges that can turn the benefits and appeal of Chiplets into something counterintuitive and not useful. Hence, the increased focus around standardization and the effort to create an even playing field to promote adoption.
Chiplets growing popularity
Let’s begin with outlining Chiplet benefits, as every keynote speaker did in their first few slides, in no particular order.
- Faster time to market
- Portfolio expansion
- Higher margins
- R&D efficiency
Market research firm Yole showed the following data to explain the value of Chiplets and I think it captured the overall message of the conference:
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- Three Key Takeaways from the First Annual Chiplet Summit
- Cadence Sets the Gold Standard for UCIe Connectivity at Chiplet Summit '24
- Chiplet integration solutions from Keysight at Chiplet Summit
- 3 Key Takeaways from Chiplet Summit 2025
Latest Blogs
- AMI Outlines Full Support for Arm Total Design Chiplet Architecture to Custom Silicon Designers and Producers at APAC ATD Summit
- Faster, More Collaborative SoC and Chiplet Architecture Exploration: Introducing Synopsys Platform Architect Development Kit (PADK)
- Multi-Die Design Challenges: Industry Leaders Provide Insights and Guidance
- UCIe Full SI Analysis Flow with Compliance Check for Heterogeneous Integration
- Foundry 2.0 – the New Path Forward for Moore’s Law