High-Density Electronic-Photonic Chiplet
The TeraPHY™ optical I/O chiplet is a small-footprint, low-power, high-throughput alternative to copper backplane and pluggable optics communications. The TeraPHY chiplet’s modular multiport design can carry eight light channels (the equivalent of an x8 PCIe Gen5 link). This industry-first optical I/O chiplet combines silicon photonics with standard CMOS manufacturing processes. It fits into existing system-in-package architectures and does not require SoC customization.
Additional data available! Features, portability, process node, and more can be viewed by logging in with your Chiplet Marketplace account.
- See the entire High-Density Electronic-Photonic Chiplet datasheet
- Get in contact with High-Density Electronic-Photonic Chiplet Supplier
Block Diagram
Related Chiplets
- Arm Compute Chiplet
- Machine learning accelerator chiplet implemented in 12nm
- Heterogeneous FPGA chiplet implemented in 12nm
- Quad-core 64-bit RISC-V ISA, dual-issue, in-order application class processor chiplet implemented in 12nm
- Active silicon interposer integrating networking functionality, 3D CLINK chiplet interfaces, and 2D UCIe chiplet interfaces
- Hub Chiplet