Revamping the Semiconductor Industry with Hybrid Bonding
By Laura Mirkarimi, Adeia
EETimes (September 20, 2024)
Hybrid bonding, also known as direct-bond interconnect, is poised to transform a semiconductor industry wrestling with Moore’s Law slowing as market demands for ubiquitous access to more data rise. While the industry turned to advanced packaging solutions in this More-than-Moore Era, there is an emerging consensus that the limits of conventional packaging technology may well have been reached. This stark realization has put a growing community of scientists and engineers on a quest to identify and deploy technologies that allow for a higher density of interconnects than traditional copper microbumps.
Hybrid bonding meets this requirement by reducing the interconnect size, enabling more efficient and faster signal transmission. The technology has roots in research from the late 2000s to early 2010s. Significant advancements have taken place over the past few years, as companies and research institutions, largely led by Adeia, develop and refine techniques to address the growing demand for higher performance, greater interconnect density and improved thermal management in semiconductor devices.
Hybrid-bonding attributes
Among the many attributes driving interest in—and adoption of—hybrid bonding is its ability to allow chips from different nodes, functions and manufacturers to be assembled heterogeneously while behaving as if monolithically built. The concept of designing chiplets—small portions of functionality in silicon—and connecting them with standard interfaces has created a revolution in the industry.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Technical Papers
- Hybrid Bonding With Polymeric Interlayer Dielectric Layers Patterned by Nanoimprint Lithography
- Probing the Nanoscale Onset of Plasticity in Electroplated Copper for Hybrid Bonding Structures via Multimodal Atomic Force Microscopy
- Network Design for Wafer-Scale Systems with Wafer-on-Wafer Hybrid Bonding
- Thermal Issues Related to Hybrid Bonding of 3D-Stacked High Bandwidth Memory: A Comprehensive Review
Latest Technical Papers
- Link Quality Aware Pathfinding for Chiplet Interconnects
- Effects of Poor Workload Partitioning on System Performance for Chiplet-Based Systems
- Mozart: Modularized and Efficient MoE Training on 3.5D Wafer-Scale Chiplet Architectures
- Network Design for Wafer-Scale Systems with Wafer-on-Wafer Hybrid Bonding
- CarbonPATH: Carbon-aware pathfinding and architecture optimization for chiplet-based AI systems