Revamping the Semiconductor Industry with Hybrid Bonding
By Laura Mirkarimi, Adeia
EETimes (September 20, 2024)
Hybrid bonding, also known as direct-bond interconnect, is poised to transform a semiconductor industry wrestling with Moore’s Law slowing as market demands for ubiquitous access to more data rise. While the industry turned to advanced packaging solutions in this More-than-Moore Era, there is an emerging consensus that the limits of conventional packaging technology may well have been reached. This stark realization has put a growing community of scientists and engineers on a quest to identify and deploy technologies that allow for a higher density of interconnects than traditional copper microbumps.
Hybrid bonding meets this requirement by reducing the interconnect size, enabling more efficient and faster signal transmission. The technology has roots in research from the late 2000s to early 2010s. Significant advancements have taken place over the past few years, as companies and research institutions, largely led by Adeia, develop and refine techniques to address the growing demand for higher performance, greater interconnect density and improved thermal management in semiconductor devices.
Hybrid-bonding attributes
Among the many attributes driving interest in—and adoption of—hybrid bonding is its ability to allow chips from different nodes, functions and manufacturers to be assembled heterogeneously while behaving as if monolithically built. The concept of designing chiplets—small portions of functionality in silicon—and connecting them with standard interfaces has created a revolution in the industry.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Technical Papers
- The Next Frontier in Semiconductor Innovation: Chiplets and the Rise of 3D-ICs
- Securing the new chiplet era of semiconductor design
- Intel Delivers Cutting-Edge Process Technologies to the Data Center with Intel 18A and Advanced Chiplet Packaging
- 3D Integration, Advanced Metrology Shape the Semiconductor Landscape
Latest Technical Papers
- AuxiliarySRAM: Exploring Elastic On-Chip Memory in 2.5D Chiplet Systems Design
- System-Level Validation Across Multiple Platforms to build a Robust 2.5D Multi Foundry Chiplet Solution
- Material-Mechanistic Interplay in SiCN Wafer Bonding for 3D Integration
- Fault Modeling, Testing, and Repair for Chiplet Interconnects
- Low-Loss Integration of High-Density Polymer Waveguides with Silicon Photonics for Co-Packaged Optics