ATSim: A Fast and Accurate Simulation Framework for 2.5D/3D Chiplet Thermal Design Optimization
By Qipan Wang 1,2, Tianxiang Zhu 1, Jiajia Cui 1, Yicheng Wei 1, Linxiao Shen 1, Zhe Cheng 1, Runsheng Wang 1,3,4, Ru Huang 1,3,4, Yibo Lin 1,3,4
1 School of Integrated Circuits, Peking University
2 Academy for Advanced Interdisciplinary Studies, Peking University
3 Institute of Electronic Design Automation, Peking University, Wuxi, China
4 Beijing Advanced Innovation Center for Integrated Circuits, Beijing, China
Abstract
This paper reviews the thermal challenges in 2.5D/3D chiplet integration systems and introduces ATSim, a simulation framework with applications to chiplet thermal optimization. ATSim enables fast and accurate thermal simulation for both steady-state and transient conditions. It supports nonlinear, heterogeneous, and anisotropic materials. The framework features a multilevel grid generation scheme based on a novel hybrid tree structure. Compared to mainstream academic and commercial tools, ATSim achieves high accuracy and efficiency, making it a powerful tool for evaluating and improving thermal designs, including applications like thermal-aware placement.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Technical Papers
- Fast and Accurate Jitter Modeling for Statistical BER Analysis for Chiplet Interconnect and Beyond
- Muchisim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems
- RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
- Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
Latest Technical Papers
- On-Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low Power, High Bandwidth, Low Latency and Low Cost Approach
- 3D Electronic-Photonic Heterogenous Interconnect Platforms Enabling Energy-Efficient Scalable Architectures For Future HPC Systems
- Leveraging Modularity of Chiplets to Form a 4×4 Automotive FMCW-Radar in an eWLB-Package
- HALO: Memory-Centric Heterogeneous Accelerator with 2.5D Integration for Low-Batch LLM Inference
- Chiplet-Based RISC-V SoC with Modular AI Acceleration