Temporary Direct Bonding by Low Temperature Deposited SiO2 for Chiplet Applications
By Koki Onishi (Yokohama National University), Hayato Kitagawa (Yokohama National University), Shunsuke Teranishi (Yokohama National University), Akira Uedono (Yokohama National University), and Fumihiro Inoue (Yokohama National University)
Die-to-wafer hybrid bonding is a crucial technology in advanced chiplet integration systems. Temporary die bonding on wafers and subsequent debonding are key aspects of this process. However, conventional polymer-based temporary bonding techniques involve several challenges such as issues related to the accurate placement of the die. Although direct bonding is a promising technology, such processes normally involve permanent bonds. The present study demonstrates an innovative temporary bonding method based on plasma-activated direct bonding and examines the associated bonding/debonding mechanisms. In this work, a dielectric bonding film was deposited at a relatively low temperature by chemical vapor deposition. This method offers several advantages, including high alignment accuracy, limited risk of die shift, and cost reduction based on removal of the carrier wafer grinding process. Wafer bonding was performed with SiO2 films deposited at low temperatures, and voids were formed at the bonding interfaces during postbond annealing. The bonding energy was sufficiently low even after annealing to allow wafer pairs to be released as a consequence of voids serving as initiation points for debonding. Desorption gas analysis established that the SiO2 films absorbed significant moisture from ambient air, which was the root cause of void formation. Die-to-wafer bonding tests confirmed the formation of voids at the bonding interfaces. This dielectric is likely to have applications as a temporary bonding material in chiplet integration systems.
Related Chiplet
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
- 400G Transmitter Chiplet for 400G, 800G and 1.6T Pluggable Transceivers
- FPGA Chiplets with 40K -600K LUTS
Related Technical Papers
- Universal Chiplet Interconnect Express: An Open Industry Standard for Memory and Storage Applications
- DCRA: A Distributed Chiplet-based Reconfigurable Architecture for Irregular Applications
- RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
- Chiplet Cloud: Building AI Supercomputers for Serving Large Generative Language Models
Latest Technical Papers
- Complex Heterogeneous Integration Drives Innovation In Semiconductor Test
- The Evolution of Photonic Integrated Circuits and Silicon Photonics
- Flexible electronic-photonic 3D integration from ultrathin polymer chiplets
- Enabling Innovative Multi-Vendor Chiplet-Based Designs
- Cambricon-LLM: A Chiplet-Based Hybrid Architecture for On-Device Inference of 70B LLM