Working With Chiplets
Letizia Giuliano, vice president of IP product marketing and management at Alphawave Semi, talks with Semiconductor Engineering about the challenges of developing and integrating chiplets, where the likely problems arise, and how this differs from a homogeneous SoC.
The usual method of migrating to the next process node to cram more features onto a piece of silicon no longer works. It's too expensive, and too limited for most applications. The path forward is now heterogeneous chiplets targeted at specific markets, and while logic will continue to scale, other features are being separated out into chiplets developed using different process technologies. This already ishappening with high-bandwidth memory, and the next target is I/O.
Related Videos
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
- Getting Moore with Less: How Chiplets and Open Interconnect Accelerate Cloud-Optimized AI Silicon
- Rapid Innovation with Chiplets and FPGAs
- Live with Cadence talking AI, Chiplets, Virtual Prototyping and more at Embedded World 2024
Latest Videos
- Electronica 2024 - Shaping the Future of Automotive Electronics with Chiplets and Sustainability
- UCIe 2.0 Specification: Advancing an open ecosystem for on-package chiplet innovation
- Accelerating AI Innovation with Arm Total Design: A Case Study
- The Rise of The Hublet™ & FPGA Chiplets
- From Internal Designs to Open Chiplet Economy: Discussion on How to Create Open, Democratized Access to Chiplet Technology