Synopsys’ Multi-Die Technology Enhances Chiplet Capabilities
In this video from Chiplet Summit, Shekhar Kapoor discusses how Synopsys’ transition to a multi-die approach to chiplet development has allowed them to innovate beyond the limitations of traditional monolithic chips.
Brought to you by Allyson Klein, TechArena
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Synopsys Keynote at Chiplet Summit 2025: Accelerating AI Chip Development with 3D Multi-Die Designs
- Chiplet Architecture Accelerates Delivery of Industry-Leading Intel® FPGA Features and Capabilities
- Exploring the Advancement of Chiplet Technology and the Ecosystem
- Exploring the Advancement of Chiplet Technology and the Ecosystem
Latest Videos
- The hidden heat challenge of 3D IC: and what designers need to know
- DAC 2025: Arteris CMO Michal Siwinski Debunks Chiplet Misunderstandings
- DAC 2025: Cadence and Its Ambition to Jumpstart the Chiplet Marketplace
- The Chiplet Problem No One Talks About
- Scaling Open Compute: RISC-V, Chiplets, and the Future of AI and Robotics