Emerging Technologies Driving Heterogeneous Integration
As chips are disaggregated into chiplets, more features are being added into these devices that chipmakers were unable to include in the past due to reticle size limits and the high cost of scaling everything to the latest process node. This has opened the door to new architectures, new materials such as glass substrates, and a variety of new challenges.
Dick Otte, president and CEO of Promex Industries, talks with Semiconductor Engineering about warpage, through-glass vias, an increase in analog components, photonic ICs, and other trends, features, and challenges that engineers need to consider in future designs.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- Multi-Chiplet Heterogeneous Integration Packaging for Semiconductor System
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- Revolutionizing System Design: Impact of Chiplets and Heterogeneous Integration on AI Server
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems
Latest Videos
- Accelerating Chiplet Design with OCP Standards Compliant Chiplet Framework and Automation
- Chiplet Identity and Roots of Trust in FCSA Systems: An Architecture-Agnostic Security View
- From Transistors to AI: The Chiplet Revolution with Ramune Nagisetty
- Scaling AI with Chiplets & CPO
- Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial