Two big reliability problems in advanced packaging
By Zachariah Peterson, Electronics360
(May 9, 2024)
Even with advanced packaging, what’s old eventually becomes new again, and leads to reliability challenges in packaging assemblies and substrates. Chips have been packing more compute into smaller spaces ever since people have been writing about chips (and packaging). The result in on-die interconnects and in substrates has been an increase in current density, which creates challenges in terms of heat and electromigration.
Techniques to handle heat were much easier in chips built from monolithic dies. Today, newer advanced components have embraced heterogeneous integration and are being built from chiplets. Concerns relating to electromigration and thermo-mechanical stresses are two of the major reliability factors the packaging industry needs to overcome. There is potentially a path forward that can be accomplished in EDA software, but this requires collaboration with OSATs and creation of assembly development kits (ADKs), which are still in their infancy and require more research to achieve effectiveness.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Silicon Box Accelerates Industry Leadership With Production Commencement at its World Leading Advanced Packaging Facility and Series B Fundraising
- SEMI and UCLA Offer Guide to Facilitate Onshoring Advanced Packaging Facilities in the United States
- JCET’s Automotive Chip Advanced Packaging Flagship Factory Project Gains Momentum
- nepes corporation expands IC packaging capabilities for the 3DIC era with advanced design flows from Siemens
Latest News
- Chiplet Summit 2026 to Spotlight AI Acceleration and Advanced Packaging
- GlobalFoundries Acquires Advanced Micro Foundry, Accelerating Silicon Photonics Global Leadership and Expanding AI Infrastructure Portfolio
- PowerLattice Raises $25 Million to Break the AI Power Wall
- Alphawave Semi Showcases Advances in PCIe Over Optics and Chiplet Integration at SC25
- Avicena Advances microLED and Photo Detector Arrays to Enable the World’s Lowest-Power AI Scale-up Optical Interconnects