Two big reliability problems in advanced packaging
By Zachariah Peterson, Electronics360
(May 9, 2024)
Even with advanced packaging, what’s old eventually becomes new again, and leads to reliability challenges in packaging assemblies and substrates. Chips have been packing more compute into smaller spaces ever since people have been writing about chips (and packaging). The result in on-die interconnects and in substrates has been an increase in current density, which creates challenges in terms of heat and electromigration.
Techniques to handle heat were much easier in chips built from monolithic dies. Today, newer advanced components have embraced heterogeneous integration and are being built from chiplets. Concerns relating to electromigration and thermo-mechanical stresses are two of the major reliability factors the packaging industry needs to overcome. There is potentially a path forward that can be accomplished in EDA software, but this requires collaboration with OSATs and creation of assembly development kits (ADKs), which are still in their infancy and require more research to achieve effectiveness.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- JCET’s Automotive Chip Advanced Packaging Flagship Factory Project Gains Momentum
- nepes corporation expands IC packaging capabilities for the 3DIC era with advanced design flows from Siemens
- Silicon Box cutting-edge, advanced panel-level packaging foundry announces $3.6B investment for expansion into Italy
- After TSMC fab in Japan, advanced packaging facility is next
Latest News
- Where co-packaged optics (CPO) technology stands in 2026
- Qualcomm Completes Acquisition of Alphawave Semi
- Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology
- Avnet ASIC and Bar-Ilan University Launch Innovation Center for Next Generation Chiplets
- SEMIFIVE Strengthens AI ASIC Market Position Through IPO “Targeting Global Markets with Advanced-nodes, Large-Die Designs, and 3D-IC Technologies”