Multi-Die Design Complicates Data Management
Design data and metadata are ballooning, and no one is quite sure how long to save it or what to delete.
By Adam Kovac, Semi Engineering
February 27th, 2025
The continued unbundling of SoCs into multi-die packages is increasing the complexity of those designs and the amount of design data that needs to be managed, stored, sorted, and analyzed.
Simulations and test runs are generating increasing amounts of information. That raises questions about which data needs to be saved and for how long. During the design process, engineers now must wrestle with the data and metadata of each individual chiplet, the interconnects, the package, and the overall system. This can include multiple substrates, interposers, and non-electrical elements.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Synopsys and Samsung Foundry Deepen Collaboration to Accelerate Multi-Die System Design for Advanced Samsung Processes
- Multi-Die Design Pushes Complexity To The Max
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
- Sarcina Technology advances photonic package design to address key data center challenges
Latest News
- Siemens streamlines design and analysis of complex, heterogeneously integrated 3D ICs
- Bruker Experiences Growth in Semiconductor Advanced Packaging Market Fueled by AI Demands
- 2.5D/3D chip technology to advance semiconductor packaging
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- EU Project ELENA Pioneers LNOI Platform for Next-Gen Photonic Circuits & Europe’s 1st Commercial Supplier of LNOI Wafers