Multi-Die Design Complicates Data Management
Design data and metadata are ballooning, and no one is quite sure how long to save it or what to delete.
By Adam Kovac, Semi Engineering
February 27th, 2025
The continued unbundling of SoCs into multi-die packages is increasing the complexity of those designs and the amount of design data that needs to be managed, stored, sorted, and analyzed.
Simulations and test runs are generating increasing amounts of information. That raises questions about which data needs to be saved and for how long. During the design process, engineers now must wrestle with the data and metadata of each individual chiplet, the interconnects, the package, and the overall system. This can include multiple substrates, interposers, and non-electrical elements.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related News
- Synopsys and Samsung Foundry Deepen Collaboration to Accelerate Multi-Die System Design for Advanced Samsung Processes
- Multi-Die Design Pushes Complexity To The Max
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
- Synopsys Powers World’s Fastest UCIe-Based Multi-Die Designs with New IP Operating at 40 Gbps
Latest News
- X-FAB, SMART Photonics and Epiphany Design demonstrate InP-on-Silicon design flow for next-generation optical transceivers at OFC
- Sarcina Technology launches AI platform to enable cost-effective customizable AI packaging solutions
- HyperLight Launches 110GHz Intensity Modulator with Record low Vπ, Leveraging Its TFLN Chiplet™ Platform
- OFC 2025: Scintil Photonics showcases LEAF Light™, world’s first single-chip, multi-wavelength laser source for DWDM co-packaged optics in AI datacenters
- Lightmatter Welcomes Industry Leader Jason Zander to Its Board of Directors