Multi-Die Design Pushes Complexity To The Max
Continued scaling using advanced packaging will require changes across the entire semiconductor ecosystem.
By Ann Mutschler, Semiengineering (April 29, 2024)
Multi-die/multi-chiplet design has thrown a wrench into the ability to manage design complexity, driving up costs per transistor, straining market windows, and sending the entire chip industry scrambling for new tools and methodologies.
For multiple decades, the entire semiconductor design ecosystem — from EDA and IP providers to foundries and equipment makers — has evolved with the assumption that more functionality can be added into chips and packages, while improving the power, performance, and area/cost equation. But as the ability to pack all of this functionality into a single die or package becomes more difficult, the complexity of developing these devices has skyrocketed.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Synopsys and Samsung Foundry Deepen Collaboration to Accelerate Multi-Die System Design for Advanced Samsung Processes
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
- Multi-Die Design Complicates Data Management
- Synopsys Accelerates AI and Multi-Die Design Innovation on Advanced Samsung Foundry Processes
Latest News
- Sarcina pioneers next-generation UCIe-A/S chiplet interconnects for AI systems
- Ayar Labs and Alchip to Scale AI Infrastructure with Co-Packaged Optics
- Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness
- BOS Semiconductors Introduces the Industry’s First Chiplet-Based NPU Samples, Expanding Supply to Global Automotive OEMs
- Arteris Builds on Growth With Product Launches, Strategic Licensing Agreements