Multi-Die Design Pushes Complexity To The Max
Continued scaling using advanced packaging will require changes across the entire semiconductor ecosystem.
By Ann Mutschler, Semiengineering (April 29, 2024)
Multi-die/multi-chiplet design has thrown a wrench into the ability to manage design complexity, driving up costs per transistor, straining market windows, and sending the entire chip industry scrambling for new tools and methodologies.
For multiple decades, the entire semiconductor design ecosystem — from EDA and IP providers to foundries and equipment makers — has evolved with the assumption that more functionality can be added into chips and packages, while improving the power, performance, and area/cost equation. But as the ability to pack all of this functionality into a single die or package becomes more difficult, the complexity of developing these devices has skyrocketed.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Synopsys and Samsung Foundry Deepen Collaboration to Accelerate Multi-Die System Design for Advanced Samsung Processes
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
- Multi-Die Design Complicates Data Management
- Synopsys Accelerates AI and Multi-Die Design Innovation on Advanced Samsung Foundry Processes
Latest News
- Siemens streamlines design and analysis of complex, heterogeneously integrated 3D ICs
- Bruker Experiences Growth in Semiconductor Advanced Packaging Market Fueled by AI Demands
- 2.5D/3D chip technology to advance semiconductor packaging
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- EU Project ELENA Pioneers LNOI Platform for Next-Gen Photonic Circuits & Europe’s 1st Commercial Supplier of LNOI Wafers