ISSCC 2025: Intel Propels Chiplet Interconnect Speed and Flexibility
The company demonstrated configurable, bandwidth-scalable heterogenous 2.5D interfaces across 20 chiplets from two foundries.
By Duane Benson, All About Circuits (February 25, 2025)
At ISSCC 2025, Intel scientists presented a paper outlining a configurable silicon substrate based on a standard chiplet interface compatible across chiplet types and manufacturers. The paper also proposes a standard interface template for chiplet design with on-chiplet routers for dynamically changing system routing during runtime.
One of the key goals of the new architecture is to remove bandwidth bottlenecks in high-demand AI applications. The proposed solution enhances design flexibility by standardizing the chiplet interface and creating a “mix and match” compatible host for chiplets of various types from different manufacturers.
It also increases operational efficiency and removes bottlenecks by adapting chiplet-to-chiplet routing in real time to bypass unused chiplets. For example, a CPU core not being used in a specific AI inferencing application can be dynamically removed from a pathway between a graphics processing unit (GPU) and a memory chip. This will reduce transfer bottlenecks during data-intensive operations. The CPU code can be routed back in when needed for other operations.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Keysight Expands Chiplet Interconnect Standards Support in Chiplet PHY Designer 2025
- Chiplet interconnect pioneer Eliyan gains additional financial backing from AI chip ecosystem with strategic investment from VentureTech Alliance
- Interconnect underdogs steering chiplet design bandwagon
- Optical Chiplet Interconnect Promises to Accelerate Computing Apps
Latest News
- Celestial AI Introduces Photonic Fabric™ Module - World’s First SoC with In-Die Optical Interconnect, Ushering in a New Era of Interconnects
- Amkor Announces New Site for U.S. Semiconductor Advanced Packaging and Test Facility
- Arteris Joins UALink Consortium to Accelerate High-Performance AI Networks Scale Up
- Athos Silicon Chief mSoC™ Architect Francois Piednoel to Present the IEEE World Technology Summit 2025 in Berlin
- Marvell Unveils Industry’s First 64 Gbps/wire Bi-Directional Die-to-Die Interface IP in 2nm to Power Next Generation XPUs