ISSCC 2025: Intel Propels Chiplet Interconnect Speed and Flexibility
The company demonstrated configurable, bandwidth-scalable heterogenous 2.5D interfaces across 20 chiplets from two foundries.
By Duane Benson, All About Circuits (February 25, 2025)
At ISSCC 2025, Intel scientists presented a paper outlining a configurable silicon substrate based on a standard chiplet interface compatible across chiplet types and manufacturers. The paper also proposes a standard interface template for chiplet design with on-chiplet routers for dynamically changing system routing during runtime.
One of the key goals of the new architecture is to remove bandwidth bottlenecks in high-demand AI applications. The proposed solution enhances design flexibility by standardizing the chiplet interface and creating a “mix and match” compatible host for chiplets of various types from different manufacturers.
It also increases operational efficiency and removes bottlenecks by adapting chiplet-to-chiplet routing in real time to bypass unused chiplets. For example, a CPU core not being used in a specific AI inferencing application can be dynamically removed from a pathway between a graphics processing unit (GPU) and a memory chip. This will reduce transfer bottlenecks during data-intensive operations. The CPU code can be routed back in when needed for other operations.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Keysight Expands Chiplet Interconnect Standards Support in Chiplet PHY Designer 2025
- Baya Systems and Blue Cheetah Partner to Deliver Chiplet Interconnect Solutions
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet
- Chiplet Summit to Focus on New Packages and AI Applications in 2025
Latest News
- Untether AI Enters Into a Strategic Agreement with AMD
- Alphawave Semi Tapes Out Breakthrough 36G UCIe™ IP on TSMC 2nm, Unlocking Foundational AI Platform IP on Nanosheet Processes
- How Secure Are Analog Circuits?
- Sarcina Technology advances photonic package design to address key data center challenges
- Imec demonstrates 16nm pitch Ru lines with record-low resistance obtained using a semi-damascene integration approach