How AI Will Define the Next Silicon Supercycle
By Kevork Kechichian, EVP, Solutions Engineering, Arm
EETimes | March 10, 2025
Silicon technologies define the billions of devices we use today, as well as powering solutions in the data center and cloud that are vital for processing in the age of AI. However, with the meteoric rise of AI creating yet more demand for compute and ongoing push for smaller processing nodes, the cost and complexity of chips continue to rise at an unprecedented rate.
In fact, according to McKinsey estimates, the total generative AI compute demand could reach 25×1030 FLOPs by 2030, which vastly exceeds the performance of current supercomputers and AI systems. Therefore, efficient AI processing through silicon remains a core consideration for the industry.
As a result, the semiconductor industry currently sits at an inflection point that will ultimately require a transformation in silicon design, development and deployment. The next big silicon supercycle will unleash life-changing innovation and decades of unprecedented engineering creativity.
Here are my seven predictions for how this will happen:
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- How to Build a Better “Blackwell” GPU Than Nvidia Did
- Xallent and MPI Announce Strategic Partnership to Innovate and Accelerate the Development of Next Generation AI Chips
- Breaking the Memory Wall: How d-Matrix Is Redefining AI Inference with Chiplets
- Alphawave Semi Highlights Why the Next Generation of AI Advances Demand Chiplet Architectures at EE Times: The Future of Chiplets
Latest News
- Celestial AI Introduces Photonic Fabric™ Module - World’s First SoC with In-Die Optical Interconnect, Ushering in a New Era of Interconnects
- Amkor Announces New Site for U.S. Semiconductor Advanced Packaging and Test Facility
- Arteris Joins UALink Consortium to Accelerate High-Performance AI Networks Scale Up
- Athos Silicon Chief mSoC™ Architect Francois Piednoel to Present the IEEE World Technology Summit 2025 in Berlin
- Marvell Unveils Industry’s First 64 Gbps/wire Bi-Directional Die-to-Die Interface IP in 2nm to Power Next Generation XPUs