Eliyan Breaks Chiplet Memory Wall With Standard Packaging
Eliyan recently taped out its NuLink die-to-die PHY IP on TSMC N3, achieving 64 Gbps per bump using standard packaging, Eliyan CEO Ramin Farjadrad told EE Times. This is equivalent to 4.55 Tbps per millimeter of bandwidth at less than half a picojoule per bit. Die-to-die performance like this is usually seen only in advanced packaging designs using costly and complicated silicon interposers, he said, whereas Eliyan’s PHY technology enables multi-chiplet designs with advanced-packaging–like performance on standard organic substrates.
Achieving HBM3-like memory bandwidth on standard packaging could have implications for future chiplet-based AI accelerators, particularly those designed for generative AI inference, in which memory capacity and bandwidth are critical. Eliyan’s technology also allows more HBM stacks to surround each compute chiplet via extended reach and daisy-chaining.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Syenta Raises A$8.8M to Break AI’s Memory Wall with Next-Gen Chip Packaging Technology
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- Eliyan Ports Industry’s Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Numem Overcomes AI Performance Barriers with Next-Gen Memory Solutions, Highlights Innovations at Chiplet Summit
Latest News
- Advanced Chip Packaging Tools Are New Battleground in India
- Lam Research and JSR Corporation/Inpria Corporation Enter Cross-Licensing, Collaboration Agreement to Advance Semiconductor Manufacturing
- Socionext and imec Update Core Partner Program
- TCS Unveils Chiplet-Based System Engineering Services to Accelerate Semiconductor Innovation
- Deca and Silicon Storage Technology Announce Strategic Collaboration to Enable NVM Chiplet Solutions