Silicon Box breaks bottleneck in chiplet packaging with sub-5-micron technology
The company’s technology reduces chiplet-based system packaging costs by up to 90%.
In creating chips, designers have the propensity to prioritise manufacturing ease over performance. To eliminate any compromise, Silicon Box has come up with a chiplet integration technology that can expedite chiplet design cycles and reduce the cost of new devices.
Through its sub-5-micron technology proprietary fabrication method, Silicon Box has the “ability to package chiplets with the shortest interconnections,” leading the way for semiconductor integration whilst offering cost benefits to its partners.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Silicon Box Accelerates Industry Leadership With Production Commencement at its World Leading Advanced Packaging Facility and Series B Fundraising
- Silicon Box to build €3.2 billion Italian chiplet factory
- Silicon Box cutting-edge, advanced panel-level packaging foundry announces $3.6B investment for expansion into Italy
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC