Chiplets drive new automated design tools at Leti
By Nick Flaherty, eeNews Europe (June 26, 2024)
CEA-Leti has shown a scalable chiplet architecture for automotive and developed new automated tools for design exploration.
The move to software defined vehicles and zonal architectures is also driving the need for chiplets and new design tools at French research group Leti in Grenoble.
“Two years ago we started a feasibility study with a big automotive OEM to define and specify the high level architecture of E/E architectures and at that time there were only two solutions: a SDV based on a GPU and a discrete solution,” said Denis Dutoit, programme manager for advanced computing and chiplets at CEA-Leti.
This chiplet architecture was described at the Leti Innovation Day today.
“This architecture will require a new design methodology as the design space is so huge the traditional way of designing system is no longer valid,” he said.
Related Chiplet
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
- 400G Transmitter Chiplet for 400G, 800G and 1.6T Pluggable Transceivers
- FPGA Chiplets with 40K -600K LUTS
Related News
- Chiplets diary: Three anecdotes recount design progress
- Why chiplets will transform electronic system design
- CEA-Leti Develops Active Optical Interposers to Connect Chiplets
- Signal Integrity Designs at Organic Interposer CoWoS-R for HBM3-9.2Gbps High Speed Interconnection of 2.5D-IC Chiplets Integration
Latest News
- NAPMP announces chiplets R&D area
- Tenstorrent Expands Deployment of Arteris’ Network-on-Chip IP to Next-Generation of Chiplet-Based AI Solutions
- Arm's Data Center Advances: Chiplets, Efficiency & AI Integration
- Chiplets Make Progress Using Interconnects As Glue
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government’s Advanced Research + Invention Agency