Chiplet Tradeoffs And Limitations
Multi-die assemblies offer more flexibility, but figuring out the right amount of customization can have a big impact on power, performance, and cost
By Ann Mutschler, SemiEngineering | April 10th, 2025
The semiconductor industry is buzzing with the benefits of chiplets, including faster time to market, better performance, and lower power, but finding the correct balance between customization and standardization is proving to be more difficult than initially thought.
For a commercial chiplet marketplace to really take off, it requires a much deeper understanding of how chiplets behave individually and together. There needs to be a consistent way to connect chiplets to each other and to various other components, to characterize them so they can be re-used across multiple designs, and to package and test them. On top of all of that, there needs to be a way to accomplish all of this more easily at the very outset of the design process. And while this has some similarities to the soft IP market, the shift to what is essentially a collection of hardened IP requires more structural and thermal analysis, more physics, and a deeper understanding of how everything will be packaged and ultimately used.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- DreamBig Semiconductor Announces Partnership with Samsung Foundry to Launch Chiplets for World Leading MARS Chiplet Platform on 4nm FinFET Process Technology Featuring 3D HBM Integration to Solve Scale-up and Scale-out Limitations of AI for the Masses
- YorChip and ChipCraft announce low-cost, high-speed 200Ms/s ADC Chiplet
- AMI Brings Firmware Expertise to Arm Total Design Ecosystem to Simplify and Accelerate Development for Arm-based Custom Chiplet Solutions
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
Latest News
- Open Compute Project Expands Open Chiplet Economy Ecosystem
- Arm Sets the Standard for Open, Converged AI Data Centers
- InPsytech showcases 3nm UCIe 3.0 technology at OCP 2025, Accelerating Innovation in Chiplet Ecosystem
- Ayar Labs Appoints Vivek Gupta as Chief Strategy Officer to Lead Hyperscaler Collaborations and Accelerate CPO Adoption
- ASML appoints next Chief Technology Officer