Can You Build A Known-Good Multi-Die System?
Executive Outlook: Just because the various components in an advanced package work individually and separately doesn’t mean they will work post-assembly.
By Ed Sperling, Semiconductor Engineering
Semiconductor Engineering sat down to discuss the challenges of designing and testing multi-die systems, including how to ensure they will work as expected, with Bill Mullen, Ansys fellow; John Ferguson, senior director of product management at Siemens EDA; Chris Mueth, senior director of new markets and strategic initiatives at Keysight; Albert Zeng, senior engineering group director at Cadence; Anand Thiruvengadam, senior director and head of AI product management at Synopsys. What follows are excerpts of that discussion, which was held in front of a live audience at ESD Alliance 2025.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Synopsys and Samsung Foundry Deepen Collaboration to Accelerate Multi-Die System Design for Advanced Samsung Processes
- How to Build a Better “Blackwell” GPU Than Nvidia Did
- UT’s Texas Institute for Electronics Awarded $840M to Build a DOD Microelectronics Manufacturing Center, Advance U.S. Semiconductor Industry
- What’s next for multi-die systems in 2024?
Latest News
- Baya Systems Celebrates First Year of Hypergrowth After Emerging from Stealth
- Can You Build A Known-Good Multi-Die System?
- BOS Joins VESA and UCIe to Advance Global Standards in Display and Chiplet Technology
- Arteris Accelerates AI-Driven Silicon Innovation with Expanded Multi-Die Solution
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry