Can You Build A Known-Good Multi-Die System?
Executive Outlook: Just because the various components in an advanced package work individually and separately doesn’t mean they will work post-assembly.
By Ed Sperling, Semiconductor Engineering
Semiconductor Engineering sat down to discuss the challenges of designing and testing multi-die systems, including how to ensure they will work as expected, with Bill Mullen, Ansys fellow; John Ferguson, senior director of product management at Siemens EDA; Chris Mueth, senior director of new markets and strategic initiatives at Keysight; Albert Zeng, senior engineering group director at Cadence; Anand Thiruvengadam, senior director and head of AI product management at Synopsys. What follows are excerpts of that discussion, which was held in front of a live audience at ESD Alliance 2025.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Synopsys and Samsung Foundry Deepen Collaboration to Accelerate Multi-Die System Design for Advanced Samsung Processes
- How to Build a Better “Blackwell” GPU Than Nvidia Did
- UT’s Texas Institute for Electronics Awarded $840M to Build a DOD Microelectronics Manufacturing Center, Advance U.S. Semiconductor Industry
- When Can I Buy A Chiplet?
Latest News
- NGK to Triple Production Capacity for HICERAM Carrier Strengthening Response to the Next-Generation Semiconductor Market
- Neuromorphic Photonic Computing: Lights On
- AI Demand Reshapes Optical Connectivity and Photonics Roadmaps
- AI Boom Drives Demand for Ultra-Large Packaging as ASICs Expected to Shift from CoWoS to EMIB, Says TrendForce
- imec and Brewer Science to Co-Present Breakthroughs in Thin Interposer Assembly and Flash-Lamp Debonding at EPTC 2025