A sneak peek at chiplet standards
By Majeed Ahmad, EDN (September 4, 2023)
The scaling of system-on-chip (SoC) architectures is hitting the wall, paving the way for die-to-die interconnect in heterogenous single-package systems commonly known as chiplets. But while these chiplet-optimized interconnect technologies are gaining significant traction, they are still in their infancy.
That makes chiplet interconnect standards crucial for the new multi-die semiconductors era. Below is a brief outline of three standards that are considered critical in the present evolution of chiplets. These standards will likely play a vital role in creating an open chiplet ecosystem.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Powering AI with Chiplet Innovation: MSquare's ML100 IO Die Live at COMPUTEX 2025
- Alphawave Semi at the Forefront of PCIe® 7.0 Specification: Showcasing Next-Gen Chiplet Interoperability and Optical PCIe Technology at PCI-SIG® Developers Conference 2025
- Baya Systems to Share Insights on Chiplet Integration, AI Scalability at DAC 2025
- BOS Joins VESA and UCIe to Advance Global Standards in Display and Chiplet Technology
Latest News
- BOS Joins VESA and UCIe to Advance Global Standards in Display and Chiplet Technology
- Arteris Accelerates AI-Driven Silicon Innovation with Expanded Multi-Die Solution
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
- Synopsys Accelerates AI and Multi-Die Design Innovation on Advanced Samsung Foundry Processes
- Baya Systems to Share Insights on Chiplet Integration, AI Scalability at DAC 2025