A sneak peek at chiplet standards
By Majeed Ahmad, EDN (September 4, 2023)

The scaling of system-on-chip (SoC) architectures is hitting the wall, paving the way for die-to-die interconnect in heterogenous single-package systems commonly known as chiplets. But while these chiplet-optimized interconnect technologies are gaining significant traction, they are still in their infancy.
That makes chiplet interconnect standards crucial for the new multi-die semiconductors era. Below is a brief outline of three standards that are considered critical in the present evolution of chiplets. These standards will likely play a vital role in creating an open chiplet ecosystem.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Eliyan Showcases Next-Generation Chiplet Interconnect and Memory Innovations at OCP Global Summit 2025
- Alphawave Semi Showcases Advances in PCIe Over Optics and Chiplet Integration at SC25
- Tenstorrent Announces Open Chiplet Atlas™ Ecosystem to Accelerate and Standardize an Open Chiplet Ecosystem
- 400Gbps/800Gbps IOWN APN demonstration at OFC2024 by multi-vendor products leveraging photonics-electronics convergence device and open standards
Latest News
- LIGENTEC and X-FAB Expand Integrated Photonics Offering with SOI and Thin-Film Lithium Niobate Volume Scaling
- Scintil Photonics, Presto Engineering and CEA-Leti Receive Bpifrance Grant for the CanopAI Project to Advance Photonic Integration for AI and Data Centers
- Wave Photonics Brings CSA Catapult’s Wafer-Scale PIC Testing to Its PDK Management Platform
- Co-packaged Optics and Optical Interconnects: A Global Picture of the IP Competition
- YorChip and Sofics Expand UCIe PHY Across TSMC Nodes