A sneak peek at chiplet standards
By Majeed Ahmad, EDN (September 4, 2023)
The scaling of system-on-chip (SoC) architectures is hitting the wall, paving the way for die-to-die interconnect in heterogenous single-package systems commonly known as chiplets. But while these chiplet-optimized interconnect technologies are gaining significant traction, they are still in their infancy.
That makes chiplet interconnect standards crucial for the new multi-die semiconductors era. Below is a brief outline of three standards that are considered critical in the present evolution of chiplets. These standards will likely play a vital role in creating an open chiplet ecosystem.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Powering AI with Chiplet Innovation: MSquare's ML100 IO Die Live at COMPUTEX 2025
- Baya Systems to Share Insights on Chiplet Integration, AI Scalability at DAC 2025
- Alphawave Semi Highlights Why the Next Generation of AI Advances Demand Chiplet Architectures at EE Times: The Future of Chiplets
- Athos Silicon Selects DreamBig Semiconductor’s Chiplet Hub™ for its Safety-Critical mSoC™ Platform Designed Ground-up for Autonomy
Latest News
- Arteris To Provide FlexGen Smart NoC IP In Next-Generation AMD AI Chiplet Designs
- Meeting the Cleaning Challenges of High-density 3D Heterogeneous Integration Applications
- Arm Reportedly Weighs Chiplet and Solution Development, Raising Customer Tensions
- SiMa.ai Expands Strategic Collaboration with Synopsys to Accelerate Automotive AI Innovation
- When Standards Enable Chiplets