Baya Systems to Share Insights on Chiplet Integration, AI Scalability at DAC 2025
Sessions and demos at EE Times Chiplet Pavilion and booth 2430
SAN JOSE, Calif., June 16, 2025 -- Baya Systems, a leader in high-performance semiconductor system technologies, will join industry innovators at the 2025 Design Automation Conference (DAC) to showcase advances in chiplet-ready design and system scalability for the next generation of AI.
What: As part of the EE Times Chiplet Pavilion program, Baya Systems executives will offer expert insights on building a thriving chiplet economy and enabling next-generation modular architectures. The sessions will explore real-world implementations, ecosystem challenges and the technical breakthroughs accelerating chiplet adoption.
Featured Sessions Include:
- "Developing the Chiplet Economy" panel featuring Chief Commercial Officer Nandan Nayampally:
This session will dive into the commercial and technical readiness of chiplets, examining the barriers to mass adoption—from lack of interface standards to integration complexity—and the need for collaboration across foundries, IP providers, and tool vendors. Expect insights on pre-validation, security, traceability, and how to unlock an interoperable, scalable multi-die supply chain. - "Unleashing Scale Through Chiplets – From Concept to Deployment," presented by CEO and founder Dr. Sailesh Kumar:
As AI drives exponential growth in compute and data movement demands, this session explores how chiplets offer a powerful path forward. Dr. Kumar will detail the design mindset, architectures, and data fabrics required to build next-gen systems for the edge and the cloud—backed by live examples of how Baya's chiplet-ready IP is already delivering real-world impact.
When:
Tuesday, June 24, 2025
- 2:00–2:55 PM PDT – "Developing the Chiplet Economy" (Panel with Nandan Nayampally)
- 3:00–3:20 PM PDT – "Unleashing Scale Through Chiplets" (Presentation by Dr. Sailesh Kumar)
Where: Moscone Center West, 800 Howard Street, San Francisco, CA 94103; Baya Systems, Booth 2430, West Hall Level Two; EE Times Chiplet Pavilion, West Hall Level Two
Why: As AI and other use cases demand more scale-up and scale-out capacity, traditional architectures are quickly approaching insurmountable challenges related to power consumption, data movement, cost and development time. Chiplets, or multi-die systems, offer a flexible, modular solution by permitting plug-and-play designs that do not require all components to be equally high-performing. Baya Systems' suite of products offers chiplet-ready design capabilities and fabric solutions that are already in use by a number of customers, informing the perspectives shared by both speakers and the solutions showcased at its booth.
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Tenstorrent Licenses Baya Systems’ Fabric into next-generation AI and Compute Chiplet Solutions
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Baya Systems and Blue Cheetah Partner to Deliver Chiplet Interconnect Solutions
- Chiplet Summit to Focus on New Packages and AI Applications in 2025
Latest News
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
- Synopsys Accelerates AI and Multi-Die Design Innovation on Advanced Samsung Foundry Processes
- Baya Systems to Share Insights on Chiplet Integration, AI Scalability at DAC 2025
- Imec and Tokyo Electron extend partnership to accelerate the development of beyond-2nm nodes
- Multi-Die Assemblies Complicate Parasitic Extraction