3.5D: The Great Compromise
Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.
By Ed Sperling, SemiEngineering (August 21, 2024)
The semiconductor industry is converging on 3.5D as the next best option in advanced packaging, a hybrid approach that includes stacking logic chiplets and bonding them separately to a substrate shared by other components.
This assembly model satisfies the need for big increases in performance while sidestepping some of the thorniest issues in heterogeneous integration. It establishes a middle ground between 2.5D, which already is in widespread use inside of data centers, and full 3D-ICs, which the chip industry has been struggling to commercialize for the better part of a decade.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- This Chinese city wants to be the Silicon Valley of chiplets
- Kalray and Arm to collaborate to bring data intensive processing and AI acceleration DPU solutions to the global Arm ecosystem
- Biden-Harris Administration Announces Over $5 Billion from the CHIPS and Science Act for Research, Development, and Workforce
- The Emergence of the Chiplet Economy with Alphawave Semi’s Letizia Guiliano
Latest News
- Advanced Chip Packaging Tools Are New Battleground in India
- Lam Research and JSR Corporation/Inpria Corporation Enter Cross-Licensing, Collaboration Agreement to Advance Semiconductor Manufacturing
- Socionext and imec Update Core Partner Program
- TCS Unveils Chiplet-Based System Engineering Services to Accelerate Semiconductor Innovation
- Deca and Silicon Storage Technology Announce Strategic Collaboration to Enable NVM Chiplet Solutions