Foundry 2.0 – the New Path Forward for Moore’s Law
NHanced Semiconductor president Robert Patti’s presentation at the recent SEMIEXPO Heartland in Indianapolis, IN described the critical role of advanced packaging in continuing the progress of Moore’s Law in semiconductor development. Following is a summary of his presentation.
In Gordon Moore’s seminal paper, he predicted a ‘Day of Reckoning’ for semiconductor scaling. That day has arrived. However, as predicted, there is another path forward for semiconductors to continue progress without relying solely on ever-shrinking devices. Advanced packaging is that new path, and it is at the heart of a new industry model known as Foundry 2.0.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- Chiplet Summit 2024: Opportunities, Challenges, and the Path Forward for Chiplets
- The Chiplet Center of Excellence sets new standards for the automotive industry
- Cadence Recognized for Accelerating AI and 3D-IC Applications by Samsung Foundry
- The Chiplet Economy: Three Pillars for Semiconductor Success
Latest Blogs
- GlobalFoundries, MIPS, and the Chiplet Race for AI Datacenters
- Call for Participation (CFP) Open Framework for Chiplet Eco-system Virtual Prototyping
- Inside the Chiplet Revolution: How Arm’s Compute Subsystems Platform is Democratizing Custom AI Silicon
- The Chiplet Calculus: Navigating the Integration Crisis at the Hardware.AD Frontier
- Why Electrical Design Matters in Chiplet Architectures – Part Two: UCIe Latency and Security