Die-to-Wafer (D2W)
Die-to-Wafer (D2W) is an advanced semiconductor packaging and 3D integration technique in which individual semiconductor dies are bonded onto a target wafer. Unlike traditional wafer-to-wafer (W2W) bonding, where two complete wafers are joined together, D2W allows only selected dies—typically known-good dies (KGD)—to be integrated onto a wafer. This significantly improves manufacturing yield and enables heterogeneous integration.
D2W vs W2W
| Characteristic | Die-to-Wafer (D2W) | Wafer-to-Wafer (W2W) |
|---|---|---|
| Bonding unit | Individual dies | Entire wafers |
| Yield | Higher (KGD selection) | Lower when one wafer contains defects |
| Throughput | Lower | Higher |
| Heterogeneous integration | Excellent | Limited |
| Chiplet support | Ideal | Less flexible |
| Manufacturing complexity | Higher | Lower |
W2W offers superior throughput because complete wafers are bonded in a single operation. However, if either wafer contains defective dies, yield losses can be significant. D2W addresses this issue by allowing only tested, functional dies to be assembled.
Related Blogs
- The chip beneath the chips: Why silicon interposers matter more than ever
- 3D-IC Packaging: Wafer Stacking, Hybrid Bonding, and Interposer/RDL Techniques
Related News
- NanoIC opens access to first-ever fine-pitch RDL and D2W hybrid bonding interconnect PDKs
- EV Group Highlights Hybrid Bonding, Layer Transfer and Lithography Technologies for Heterogeneous Integration and Device Scaling at SEMICON West 2026
- CEA-Leti Presents Die-to-Wafer Hybrid Bonding At 1 μm Pitch, Removing Bottleneck for AI Hardware
- EV Group Highlights Hybrid Bonding, Layer Transfer and Maskless Lithography Technologies for Heterogeneous Integration and Advanced Packaging at ECTC 2026
- NHanced Semiconductors & the University of Florida to Present on Hybrid Bonding Reliability at the 2026 Electronic Components & Technology Conference in Orlando
Featured Content
- EdgeCortix 推出 RAIDEN:专为物理 AI 打造的高能效、可扩展 AI 小芯片平台
- 拓展芯片集成尺寸边界 盛合晶微发布3.3倍硅基2.5D封装技术
- Arteris 加速行业向 Multi-Die 芯粒架构转型
- EdgeCortix与Kawasaki Heavy Industries签署价值数百万美元的多年期协议,以推进下一代AI赋能型空中防御系统的发展
- 合见工软UCIe芯粒互联 IP助力东方算芯 3D 算力芯片开发面世,打通关键互联路径
- Credo在开放计算项目(OCP)框架内贡献OmniConnect Scale-In互连方案,破解AI推理"内存墙"难题
- Point2獲Maverick Silicon投資,NVentures與UMC亦有參與
- 新思科技 Multi-Die 整体解决方案赋能 AMD Instinct™ MI455X GPU 设计
- 新思科技在SAFE Forum 2026上发布基于三星最新工艺的AI与Muti-Die功耗性能优化成果
- Allegro DVT 在突破性的 CHASSIS 汽車基礎晶粒(Base Die)開發中發揮關鍵作用
- Credo 完成对 DustPhotonics 的收购
- 北京大学团队在面向“韬定律”3D逻辑折叠设计“真3D”EDA方向取得关键进展
- 创意电子于 TSMC 欧洲技术论坛展示 VSORA Jotunn8 AI 推理处理器
- HyperLight、聯華電子與聯穎光電宣布攜手合作推動TFLN Chiplet™平台晶圓製造量產
- Arteris 片上网络技术在全球范围内实现了 40 亿颗芯片和芯粒的部署里程碑