3Dblox
3Dblox is an open industry standard language and format used in the semiconductor industry to describe and design 3D integrated circuits (3D ICs) — especially complex multi-chip packages and chiplet-based systems.
Related Blogs
- Maximizing 3DIC Design Productivity with 3DBlox: A Look at TSMC’s Progress and Innovations in 2024
- Addressing Stress In Heterogeneous 3D-IC Designs
- Advancing 3D IC Design for AI Innovation
Related News
- Siemens and ASE collaborate on Innovator3D IC driven 3Dblox workflows for ASE’s VIPack platform
- Cadence Expands Support for 3Dblox 2.0 Standard with New System Prototyping Flows
- Siemens collaborates with TSMC to accelerate 3D IC and AI-driven circuit and systems design
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- TSMC drives A16, 3D process technology
Featured Content
- Lightmatter 与创意电子 (GUC) 携手合作为 AI 云端大厂提供共同封装光学 (CPO) 解决方案
- 聯電取得imec iSiPP300矽光子技術授權 布局下世代高速通訊
- 创新协作，合见工软与北京芯力共筑芯粒技术产业新生态
- 创意电子与AyarLabs携手推进超大规模运算的Co-PackagedOptics技术
- 领先的AI基础设施供应商选择YES为其玻璃基板AI与HPC应用提供全系列先进封装工具
- YES獲得一流記憶體供應商的多筆VeroTherm™和VeroFlex™系統訂單
- 破局 AI 算力困局：3D-IC 技术架构的颠覆性变革
- Resonac創設27家企業組成的「JOINT3」聯盟以開發下一代半導體封裝技術
- 创意电子 (GUC) 正式加入 NVIDIA NVLink Fusion 生态系统
- Arteris将为AMD新一代AI芯粒设计提供FlexGen智能片上网络 (NoC) IP
- CoAsia SEMI與Rebellions聯手基於REBEL架構共同開發新一代AI芯粒
- GUC 业界领先的 TSMC SoIC-X 专用 UCIe Face-up IP 完成投片
- Arteris推出全新Magillem Packaging解决方案应对IP模块与芯粒的硅设计复用挑战
- Arteris 推出升级版 Multi-Die 解决方案，加速 AI 驱动芯片创新
- 智原科技公佈2025年第一季財務報告