Advanced Packaging and Chiplets Can Be for Everyone
By Boris Chau, Project Leader, Faraday Technology Corporation
EETimes (November 29, 2024)
The chiplet revolution is upon us. What began in laboratories as multi-die science projects has eventually evolved. A giant company like AMD, Intel or Nvidia can produce—either at TSMC or, in Intel’s case, internally—a giant, startlingly expensive CPU or GPU multi-die assembly using advanced packaging to achieve remarkable density, power efficiency and performance.
However, the real promise of chiplets is something different: to democratize the design of complex silicon systems so that even systems developers and small-fabless semiconductor companies could develop them.
Today, there are both promising signs and notable obstacles to this vision. But I believe it is already possible for a modest design team to achieve a chiplet-based design today. However, that requires a good understanding of the variables involved and how to manage these in delivering the final design. Very likely today, this will involve using an external partner with that expertise.
This advance cannot come too soon. As the package becomes a critical factor in system performance, integrating multiple semiconductor dies—often designed and manufactured by different companies—within the same package will be essential.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Technical Papers
- High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
- Material Needs and Measurement Challenges for Advanced Semiconductor Packaging: Understanding the Soft Side of Science
- Toward Open-Source Chiplets for HPC and AI: Occamy and Beyond
- Workflows for tackling heterogeneous integration of chiplets for 2.5D/3D semiconductor packaging
Latest Technical Papers
- AccelStack: A Cost-Driven Analysis of 3D-Stacked LLM Accelerators
- ATMPlace: Analytical Thermo-Mechanical-Aware Placement Framework for 2.5D-IC
- Nanoelectromechanical Systems (NEMS) for Hardware Security in Advanced Packaging
- Ultrafast Semiconductor Chip Bonding Using Intense Pulsed Light Soldering for Chip-on-Glass Packaging
- Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism