Reliability challenges in 3D IC semiconductor design
By John Ferguson - Director of Product Management, Siemens DIS
EETimes (November 28, 2023)
3D ICs represent an expansion of heterogeneous advanced package technology into the third dimension, presenting similar design to manufacturability challenges as 2D advanced packages along with additional complexities. While not yet widespread, the advent of chiplet standardization initiatives and the development of supporting tools are making 3D ICs more feasible and profitable for a broader range of players, including both large and small companies with smaller production runs.
The implementation of 3D ICs allows companies to divide a design into functional subcomponents and integrate the resulting IP at the most suitable process nodes. This facilitates low latency, high bandwidth data movement, reduced manufacturing costs, increased wafer yields, lower power consumption, and overall decreased expenses. These appealing advantages are driving significant growth and progress in advanced heterogeneous packaging and 3D IC technologies.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related Technical Papers
- The multiphysics challenges of 3D IC designs
- Small Dies, Big Dreams: Challenges and Opportunities in Chiplet Commoditization
- On hardware security and trust for chiplet-based 2.5D and 3D ICs: Challenges and Innovations
- The Next Frontier in Semiconductor Innovation: Chiplets and the Rise of 3D-ICs
Latest Technical Papers
- Analysis Of Multi-Chiplet Package Designs And Requirements For Production Test Simplification
- Spiking Transformer Hardware Accelerators in 3D Integration
- GATE-SiP: Enabling Authenticated Encryption Testing in Systems-in-Package
- AIG-CIM: A Scalable Chiplet Module with Tri-Gear Heterogeneous Compute-in-Memory for Diffusion Acceleration
- Chiplever: Towards Effortless Extension of Chiplet-based System for FHE