Compression Enabled MRAM Memory Chiplet Subsystems for LLM Inference Accelerators
By Andy Green (Numen) and Nilesh Shah (Zeropoint Technologies)
This session unveils an AI-specific chiplet alternative to GPU-based inference that can deliver HBM-like bandwidth at 30-50% lower power.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- China Target Chiplet, will it be a shortcut for China semiconductor self sufficiency？
- Chiplet Architecture for Next Gen Infrastructure
- Paving the way for the Chiplet Ecosystem
- Standards for Chiplet Design with 3DIC Packaging (Part 1)
Latest Videos
- Accelerate 3D IC designs with Innovator3D IC
- On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
- Breaking down 50 million pins: A smarter way to design 3D IC packages
- Optimizing Data Movement in SoCs and Advanced Packages
- Cache Coherency in Heterogeneous Systems