With “Big Chip,” China Lays Out Aspirations For Waferscale
By Timothy Prickett Morgan
January 3, 2024 -- The end of Moore’s Law – the real Moore’s Law where transistors get cheaper and faster with every process shrink – is making chip makers crazy. And there are two different approaches to making more capacious but usually not faster compute engines – breaking devices into chiplets and linking them together or etching them on an entire silicon wafer – plus a third overlay that both approaches can employ with 2.5D and 3D stacking of chips to extend capacity and function.
No matter what, all of these approaches live under the tyranny of the reticle limit of the lithography equipment that is used to etch chips.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Athos Spins Out Of Mercedes With Chiplet Concept for AVs
- Biden-Harris Administration Announces CHIPS Incentives Awards with Absolics and Entegris to Support Development of Advanced Packaging Technology and Onshore Materials for Leading-Edge Chip Production
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- InPsytech Tapes Out F2F SoIC Design Compliant with UCIE 2.0 Standard Enabling High-Speed Interconnects for 3D Heterogeneous Integration
Latest News
- PGC Integrates 2.5D/3D Advanced Packaging Technology to Break the “Memory Wall” and Accelerate AI/HPC ASIC Innovation
- Tenstorrent Announces Open Chiplet Atlas™ Ecosystem to Accelerate and Standardize an Open Chiplet Ecosystem
- YES Selected to Deliver Full Portfolio of Advanced Packaging Tools for Glass Panel AI and HPC Applications by a Leading AI Infrastructure Supplier
- Arteris Selected by 2V Systems for IO Chiplet for Data Center
- ASE and Analog Devices Announce Strategic Collaboration