With “Big Chip,” China Lays Out Aspirations For Waferscale
By Timothy Prickett Morgan
January 3, 2024 -- The end of Moore’s Law – the real Moore’s Law where transistors get cheaper and faster with every process shrink – is making chip makers crazy. And there are two different approaches to making more capacious but usually not faster compute engines – breaking devices into chiplets and linking them together or etching them on an entire silicon wafer – plus a third overlay that both approaches can employ with 2.5D and 3D stacking of chips to extend capacity and function.
No matter what, all of these approaches live under the tyranny of the reticle limit of the lithography equipment that is used to etch chips.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related News
- Synopsys Accelerates Chip Innovation with Production-Ready Multi-Die Reference Flow for Intel Foundry
- Biden-Harris Administration Announces CHIPS Incentives Awards with Absolics and Entegris to Support Development of Advanced Packaging Technology and Onshore Materials for Leading-Edge Chip Production
- SEMIFIVE Collaborates with Synopsys to Develop Advanced Chiplet Platform for High-Performance Multi-Die Designs
- Alphawave Semi Drives Innovation in Hyperscale AI Accelerators with Advanced I/O Chiplet for Rebellions Inc
Latest News
- Benefits And Challenges In Multi-Die Assemblies
- NEDO Approves Rapidus’ FY2025 Plan and Budget for 2nm Semiconductor Projects
- Lightmatter Announces Passage L200, the Fastest Co-Packaged Optics for AI
- Alphawave Semi brings High-Speed Connectivity and Compute Solutions at OFC 2025
- Major Advancement in Applied Research: FMD Launches the Chiplet Application Hub