The Race To Glass Substrates
By Gregory Haley, SemiEngineering (May 29, 2024)
Replacing silicon and organic substrates requires huge shifts in manufacturing, creating challenges that will take years to iron out.
The chip industry is racing to develop glass for advanced packaging, setting the stage for one of the biggest shifts in chip materials in decades — and one that will introduce a broad new set of challenges that will take years to fully resolve.
Glass has been discussed as a replacement material for silicon and organic substrates for more than a decade, primarily in multi-die packages. But with Moore’s Law running out of steam, the shift away from planar chips to advanced packaging is now almost a given for leading-edge designs. The challenge now is how to build these devices more efficiently, and glass has emerged as a key enabler at the leading edge of packaging and lithography. Intel announced last year that it would introduce glass substrates in the latter part of this decade. And the U.S. government awarded Absolics, an affiliate of Korea’s SKC, $75 million under the U.S. CHIPS Act to build a 120,000 square-foot facility in Georgia to make glass substrates.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Biden-Harris Administration Announces Preliminary Terms with Absolics to Support Development of Glass Substrate Technology for Semiconductor Advanced Packaging
- SCHMID Group Takes Next Step Towards Advanced Packaging for Integrated Circuits with Glass Cores
- Shin-Etsu Chemical: Developing equipment to manufacture semiconductor package substrates for the back end process and pursuing a new manufacturing method
- Glass substrate alliance for AI chiplets
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC