For the First Time, UCIe Shares Bandwidth Speeds Between Chiplets
By Agam Shah, HPC Wire (June 7, 2023)
The first numbers of the available bandwidth between chiplets are out – UCIe is estimating that chiplet packages could squeeze out communication speeds of 630 GB/s, or 0.63 TB/s, in a very tight area.
That number was shared by the Universal Chiplet Interconnect Express consortium last month during a presentation at ISC 2023. The consortium is developing UCIe, which is emerging as a universal interconnect to connect different silicon modules on a chiplet package.
Chip designers and manufacturers are breaking up big chip design into small pieces via chiplets, which are silicon modules that are assembled in one package. The chiplet approach can combine a wide range of accelerators and technologies in a single package. The current approach of throwing everything in one integrated chip is becoming cost prohibitive.
Chiplets are also beneficial by enabling silicon made on different nodes to be packaged together. For example, mixed signal chiplets made on older nodes could be combined with dense subsystems made on newer process nodes.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Top 10 IC Design Houses’ Combined Revenue Grows 12% in 2023, NVIDIA Takes Lead for the First Time, Says TrendForce
- Eliyan Supports Latest Version of UCIe Chiplet Interconnect Standard, Continues to Drive Performance and Bandwidth Capabilities to 40Gbps and Beyond to Help Meet the Needs of the Multi-die Era
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- YorChip, Inc. announces its first Chiplet for Edge AI applications with IP licensed from Semidynamics, the leader in RISC-V IP based in Barcelona
Latest News
- CHIPS for America Announces up to $300 million in Funding to Boost U.S. Semiconductor Packaging
- Scintil Photonics names Matt Crowley as CEO, founder Sylvie Menezo will continue heading technology developments and customer partnerships
- TSMC drives A16, 3D process technology
- Eliyan Ports Industry’s Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- GlobalFoundries and U.S. Department of Commerce Announce Award Agreement on CHIPS Act Funding for Essential Chip Manufacturing